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Abstract
Evolvable Hardware (EHW) has been proposed as a new
technique to design complex systems. Often, complex sys-
tems turn out to be very difficult to evolve. The problem
is that a general strategy is too difficult for the evolution
process to discover directly. This paper proposes a new ap-
proach that performs incremental evolution in two direc-
tions: from complex system to sub-systems and from sub-
systems back to complex system. In this approach, incre-
mental evolution gradually decomposes a complex problem
into some sub-tasks. In a second step, we gradually make
the tasks more challenging and general. Our approach au-
tomatically discovers the sub-tasks, their sequence as well
as circuit layout dimensions. Our method is tested in a dig-
ital circuit domain and compared to direct evolution. We
show that our bidirectional incremental approach can han-
dle more complex, harder tasks and evolve them more effec-
tively, then direct evolution.
1. Introduction
Evolvable Hardware (EHW) has been introduced as a
target architecture for complex system design based on evo-
lution. However, evolution of a complex system can be a
very difficult task. The reasons for this include:
 Direct evolution in inefficient at evolving a long chro-
mosome string. This problem has been solved by intro-
ducing the variable length chromosome [1], function-
level evolution [2], [3], automatically defined func-
tions [4], divide-and-conquer approach (as a increased
complexity evolution) [5], [6].
 The number of generations required to perform a task
can increase drastically with the complexity of the
task. This is often called a stalling effect. For example,
a two-bit multiplier (4 inputs, 4 outputs) can be easily
evolved after 5 000 generations [7]. Similarly, evolu-
tion of a fully functional three-bit multiplier (6 inputs,
6 outputs) at gate-level requires between 3 000 000
[7] and 10 000 000 generations [8]. According to this
data we can predict that billions of generations are re-
quired to evolve a fully functional 4-bit multiplier (8
inputs, 8 outputs). A similar trend can be observed in
evolutionary robotics. In order to overcome this prob-
lem several researchers in the field of robotics have
demonstrated that incremental evolution can be suc-
cessfully applied to stochastic dynamic problems when
implemented using neural networks [9], [10], [11]. In
incremental evolution, neural networks learn complex
general behaviour by starting with simple behavior and
incrementally making the task more general.
We observe that while methods like the variable length
chromosome [1], etc. are able too handle long chromosome
strings, they fail to address the stalling effect of evolution.
Although, neural network approaches address stalling effect
issues, the definition of their heuristics have been a deterrent
to its application in EHW.
Our research shows that both of the problems mentioned
above can be solved using bidirectional incremental evo-
lution. Our proposed approach significantly differs from
the incremental evolution approaches proposed in the past.
It incorporates two main approaches: Divide-and-Conquer
and Incremental evolution. The principle of our approach
is to divide a complex task into simpler sub-tasks, to evolve
each of these sub-tasks and then merge incrementally the
evolved sub-systems, reassembling a new evolved complex
system. The evaluation tasks and their circuit layout dimen-
sions can be identified using either standard decomposition
methods or EHW-oriented decomposition. In our method
first the evolution defines the partitioning vectors of any
given complex system. These vectors are used to decom-
pose the system into a number of sub-systems. Each of
sub-systems is then evolved separately. If a sub-systems
is not sufficiently partitioned, new partitioning vectors are
defined and the subsystem is decomposed further. This may
continue until a final evolvable sub-system set is defined.
Once all sub-systems have been evolved, they are merged
incrementally into one cost-optimised system.
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2. An Extrinsic EHW
Bidirectional incremental evolution can be performed
using any extrinsic or intrinsic EHW. In this work, the ex-
trinsic EHW approach first proposed by J. Miller [12], is
used to evolve sub-tasks. The EHW technique is based on
evolving the functionality and connectivity of a rectangu-
lar array of logic cells whose dimensions are defined by the
circuit layout. Each logic cell in this array is uncommit-
ted and can be removed from the network if it proves to be
redundant. The inputs to any cell in the combinational net-
work may be logical constants and primary inputs as well
as the outputs of logic cells which are in columns to the left
of the cell in question. Each logic function describing the
behaviour of logic cell is specified in advance. The circuit
layout is evolved together with circuit functionality using
a rudimentary (1 + ) evolutionary strategy with uniform
mutation [13], [14]. Evaluation of the circuit is carried out
using dynamic fitness function that allows us to evolve fully
functional circuits as well as reduce their cost in terms of the
number of logic gates used [13], [3].
3. Decomposition of Logic Function
In order to define the partitioning vectors in system,
some knowledge about its decomposability has to be ap-
plied. In this work we will consider both Shannon’s and
output decompositions. Decomposition means breaking a
large logic block into several relatively smaller ones.
According to the Shannon’s expansion theorem the
logic function can be decomposed as follows. Let
f(x
1
; x
2
; :::; x
n
) be any Boolean expression of n variables.
Then Shannon’s theorem in the SOP (sum-of-products)
form says that
f(x
1
; x
2
; :::; x
n
) = f(1; x
2
; :::; x
n
)x
1
+f(0; x
2
; :::; x
n
)x
1
:
(1)
The decomposition by outputs is a technique to break a
logic function with many outputs into several functions with
fewer outputs. The functions with fewer outputs can be de-
signed independently.
4. Bidirectional Incremental Evolution
The essential idea of incremental evolution if to scale
the evaluation function (i.e., the ”fitness function” against
which, say, a complex circuit is evolved) over time, with
the aim of minimizing the overall time spent evolving a cir-
cuit that achieves the prescribed task. Incremental evolution
consists of gradually evolving one complex task in a series
of tasks of increasing complexity [15], [16].
Bidirectional incremental evolution consists in gradually
decomposing a complex task into a series of tasks of de-
creasing complexity and in gradually evolving a complex
task into a series of tasks of increasing complexity. In bidi-
rectional incremental evolution, the scaling of the fitness
function is performed during evolution. Decomposition of
the system can be undertaken using standard decomposi-
tion methods or specially designed EHW-oriented decom-
position. The decomposed sub-functions are evolved sep-
arately if they achieve an adequate level of complexity or
can be partitioned into smaller sub-functions. Once, the first
stage is completed, evolved fully functional sub-systems are
gathered into larger complexity sub-systems and evolution
is carried out on these sub-systems. During this stage, evo-
lution is applied in order to decrease the total cost of the
evolved complex system.
The main advantage of the method is that evolution is
not carried out in one operation on the complete evolvable
hardware unit, but rather is a top-down and a up-bottom
ways. The number of inputs and outputs in an evolved sub-
system can be limited to allow faster evolution. The two
main stages of evolution are discussed in detail in the fol-
lowing sub-sections.
4.1. Stage 1. Evolution toward a modularised sys-
tem
During this stage the evolution is undertaken in order to
decompose problem into smaller problems. It can be per-
formed using (1) standard functional decomposition meth-
ods, or (2) EHW-oriented decomposition.
Standard decomposition methods Any of methods
from the decomposition theory can be applied in order to
divide a complex system into sub-systems. Interactive de-
composition, cascaded decomposition, joint decomposition,
etc. can be applied to the complex system if the problem of
combinational circuit design is considered. There is one
disadvantage of using these methods in current approach:
they are designed for target implementation technology or
architectural configurations and they do not adapt to specific
features of evolution. This disadvantage can be removed if
EHW-oriented decomposition is applied.
EHW-oriented decomposition EHW-oriented decom-
position discovers the evaluation tasks as well as their se-
quence automatically. The main idea of this approach is
to define the easily evolved sub-functions and evolve them
separately. Note that the fully functional or nearly fully
functional design has to be obtained for each decomposed
sub-function.
The truth table of an n-input m-output logic function
given on p input combinations contains an input matrix
I(n  p) and an output matrix O(m  p) and can be de-
scribed by this pair of matrices as (I(n  p); O(m  p)).
The logic function is completely specified if p = 2n, i.e. it
is given on all input combinations. For instance, the com-
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pletely specified 6-input 7-output logic function can be de-
scribed by truth table (I(6; 64); O(7; 64)), where n = 6,
m = 7 and p = 64.
The following metrics can be used in order to define the
quality of an evolved circuit.
The percentage of correct output bits corresponding to
the j-th output, y
j
is calculated as follows:
f
y
j
o
=
P
p
i=1
jy
j
  d
j
j
p
 100; (2)
where jy
i
 d
i
j is the absolute difference between the actual
output y
i
and the desired output d
i
; y
j
is the vector of the
j-th circuit output. If f
y
j
o
= 100:0 the circuit implements
the output y
j
completely.
The percentages of correct output bits in the j-th output
for input combinations with x
i
= 0 and x
i
= 1 are com-
puted as follows:
f
y
j
o
j
x
i
=0
=
P
p
x
i
=0
i=1
jy
j
  d
j
j
p
x
i
=0
 100; (3)
f
y
j
o
j
x
i
=1
=
P
p p
x
i
=0
i=1
jy
j
  d
j
j
p  p
x
i
=0
 100; (4)
where p
x
i
=0
is the number of input combinations in the
truth table with x
i
= 0. If f
y
j
o
j
x
i
=0
= 100:0, the cir-
cuit completely implements the truth table generated from
the output y
j
with condition that x
i
= 0.
The EHW-oriented decomposition is performed to
evolve an n-input m-output logic function given on p input
combinations as follows:
1. Define the termination condition of evolution, for ex-
ample, the number of generations N
gen
.
2. Evolve the initial complex system implementing the
truth table T
0
= (I(n  p); O(m  p)) during N
gen
(gate- or function-level EHW with randomly generated
initial population and with circuit layout evolution).
3. Keep the result of evolution: the genotype of the best
chromosome.
4. Calculate fo
y
j
, (j = 1; :::;m) and f
y
j
o
j
x
i
=0
, f
y
j
o
j
x
i
=1
,
(i = 1; :::; n).
5. Choose the output partitioning vector v
y
defined by
the circuit outputs with higher fo
y
j
;
6. IF p is large, THEN Choose the input partitioning
vector v
i
defined by the higher value of f
y
j
o
j
x
i
=0
or
f
y
j
o
j
x
i
=1
for the circuit outputs specified in step 5,
generate the product partitioning vector v
p
determined
by input combinations with x
i
= 0 or x
i
= 1, ELSE
Go to step 7.
7. Generate the 3 (if the step 6 has been executed) or 2
(if step 6 has not been executed) truth tables of sub-
functions: (1) The easily evolved function is defined
by the truth table with v
o
and v
p
partitioning vectors:
T
1
= (I(n  jv
p
j); O(jv
o
j  jv
p
j)); (2) The sec-
ond sub-system contains the remaining output combi-
nations for the best chosen product partitioning vector
v
p
: T
2
= (I(np jv
p
j); O(jv
o
jp jv
p
j)); (3) The
third sub-system contains the remaining data from the
truth table T
0
: T
3
= (I(njv
p
j); O(m jv
o
jjv
p
j)).
8. Evolve separately the sub-systems defined in the previ-
ous step. The initial population of the sub-system de-
scribed by the truth table T
1
is the final population of
EHW executed at step 2. The sub-system T
2
is evolved
using either the final population obtained at step 2 or
a randomly generated population. The initialisation
process depends on the parameters fo
y
j
, f
y
j
o
j
x
i
=0
and
f
y
j
o
j
x
i
=1
for this part of the truth table in T
0
. The
sub-system T
3
is evolved using the randomly gener-
ated initial population during N
gen
generations.
9. IF the complexity level for T
2
and T
3
is not sufficient,
THEN Consider the sub-system as a complex system
and proceed the steps 3-8 for each sub-system, ELSE
Go to step 10.
10. The evolvable sub-systems are generated.
The sub-system S
1
(T
1
) is generated with the best met-
rics. If these metrics are equaled to 100, the fully functional
circuit can be extracted from the system S
0
(T
0
). In other
case, the initial population is generated based on chromo-
some genotype specified by S
0
(T
0
). The fitness function
of chromosomes in the initial population is relatively high,
since it is defined by chosen metrics. Therefore, the sub-
system S
1
(T
1
) is easily evolvable. In this case the genetic
material obtained during previous evolutionary process of
complex task is used in evolution of less complex task.
The diagram of EHW-oriented decomposition described
above is given in Fig. 1. The block ”EVOLVE” contains
two inputs: (1) The truth table, T specifying which func-
tion is evolved during the evolution process, and (2) Ini-
tialisation, defined how the initial population is generated.
The output of this block contains the genotype of the best
evolved chromosome C
bc
(T ). This chromosome will be
used to generate the initial population. This initial popula-
tion will further participate in the evolution of easy evolved
sub-systems. The initial population of sub-system S
3
is
generated randomly, because the truth table T
3
contains the
worst values of f
y
j
o and either f
y
j
o
j
x
i
=0
either f
y
j
o
j
x
i
=10
taken from the truth table T
0
. This also brings some diver-
sity in evolution of the complex system and allows the evo-
lution to find a better ”start” point for the next decomposed
functions.
3
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EVOLVE:
an extrinsic EHW
Result: Cb0 (T0)
Keep the genotype
of the best
chromosome
Cb0(T0)
Define an output
partitioning vector, v
o
and an product
partitioning vector, vp
Generate the truth
table, T1
I(n, | vp|),
O(|vo|, |vp|)
Generate the truth
table, T2
I(n, p-| vp|),
O(|vo|, p-| vp|)
Generate the truth
table, T3
I(n, |vp|),
O(m-|v
o
|, |vp|)
EVOLVE:
an extrinsic
EHW
Result: Cb1(T1)
T0
IP(R)
IP(Cb0(T0)) EVOLVE:
an extrinsic
EHW
Result: Cb3 (T3)
T1
T3
IP(R)
fo(v
o
) and f io(vio)
for T2 from T0 are
high ?
EVOLVE:
an extrinsic
EHW
Result: Cb2 (T2)
Fully functional
solution for T1 is
generated. ( S1)
IP(Cb0(T0))
Yes
No
EVOLVE:
an extrinsic
EHW
Result: Cb2 (T2)
IP(R)
Fully functional
solution for T2 is
generated ( S2). T0=T 2
Cb0 (T0)=C b2(T2)
fo(vo) and f io(vio)
for T3 from T0 are
high ?
NoYes
EVOLVE:
an extrinsic
EHW
Result: Cb3 (T3)
IP(Cb0(T0))
Fully functional
solution for T3 is
generated ( S3).
EVOLVE:
an extrinsic
EHW
Result: Cb3 (T3)
IP(R)
T0=T 3
Cb0 (T0)=C b3 (T3)
Generate the
truth table T0
of complex
system, S0
Figure 1. The diagram of EHW-oriented decomposition. IP is the initial population; IP(R) denotes the randomly
generated initial population; T
i
is the i-th truth table; C
bi
(T
i
) is the best chromosome evolved using an extrinsic EHW for the
function given by the truth table T
i
; IP(C
bi
(T
i
)) is the initial population generated using the best chromosome genotype obtained
after the evolution process for the i-th truth table.
4
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In the scheme of EHW-oriented decomposition the evo-
lution is terminated after a fixed number of generations,
N
gen
. We choose this termination condition because the
fitness function is usually improved significantly during the
first generations. As an alternative way, the evolution can be
terminated once the fitness value (F
start
+F) is achieved,
where F
start
is the best fitness generated at the initial pop-
ulation; F is the value on which the fitness function is
expected to be improved.
Another problem that can arise in EHW-oriented decom-
position is the definition of circuit layout for each sub-task
that can be solved. This can be avoided by allowing to use
circuit layout evolution together with circuit functionality
proposed first in [13].
4.2. Stage 2. Evolution toward an optimised system
The assembling of the system is based on the specific
features of the output and functional decompositions. For
example, the output decomposition guarantees that each
sub-system is synthesized separately and it is completely
independent. In the case of functional decomposition, the
corresponding outputs generated for various input combina-
tions in different sub-systems have to be connected together
using an one-control multiplexer. Analysis of experimen-
tal results shows that it is reasonable to assemble the sub-
systems decomposed by functional decomposition first and
then the sub-systems separated using output decomposition.
5. Experimental Results
In this section we will consider how the bidirectional in-
cremental evolution performs. The 7-input 10-output logic
function (z5xp1 d.pla) has been evolved using both direct
and bidirectional incremental evolutions. Hence, n = 7,
m = 10 and p = 128. This function is taken from stan-
dard benchmark library for combinational logic design. The
search has been performed using a rudimentary (1+) evo-
lutionary strategy with dynamic fitness function, uniform
mutation and population of 5 individuals.
In bidirectional incremental evolution, the system is first
evolved toward its modularisation. Once the system has
been decomposed into sub-systems with sufficient complex-
ity, the system is evolved toward to its optimisation. These
two processes are considered in detail in the following sub-
sections for two types of experiments.
5.1. Experiment A.
In this experiment the complex system is divided into
sub-systems by means of output decomposition only.
Stage 1. Evolution toward to a modularised system
The evolution of sub-systems is performed during no more
than 15000 generations.
During this stage of bidirectional incremental evolution,
the circuit structure remains the same, but the evaluation
parameters are changed. For instance, the chromosome C
is evaluated by truth table T
1
. T
1
can be decomposed into
smaller truth tables T
2
and T
3
. In this case, the chromosome
C can be estimated by truth tables T
2
and T
3
. Obviously, in
this case the evaluation by one of the tables will show better
results.
The bidirectional incremental evolution begins with at-
tempts to evolve the complex system. The evolved circuits
are evaluated by a given truth table of 7 inputs and 10 out-
puts. The evolution is terminated after 5000 generations and
the best chromosome defines the first generated sub-system
S
0
that is evaluated according to the metrics given in Eq. 2–
3. The result of this evaluation is given in Table 2.
Analysing these data we observe that fo
y
7
= f
o
y
8
= f
o
y
9
=
100:0. This means that the circuit S
0
is fully functional if
it is evaluated by the truth table T
1
generated from all input
combinations of outputs y
7
, y
8
and y
9
. Therefore, we can
define the first sub-system that can be evaluated according
to truth table T
1
. From this two truth tables T
1
and T
2
can
be generated.
Because the circuit S
0
evaluated by the truth table T
1
is
fully functional, the evolution of system S
1
can start with an
initial population generated from the circuit S
0
. In this case,
the evolutionary process will tend to reduce the number of
active gates in the circuit.
Since fo
y
j
for the outputs y
0
, y
1
, y
2
, y
3
, y
4
, y
5
and y
6
are
not equal to 100.0, the circuit S
1
evaluated by the truth table
T
2
is not fully functional. Therefore, the next sub-systems
have to be defined.
As a result of EHW-oriented decomposition the follow-
ing sub-systems can be defined:
1. S
0
: T
0
= (I(7; 128); O(10; 128)); Y =
fy
0
; y
1
; y
2
; y
3
; y
4
; y
5
; y
6
; y
7
; y
8
; y
9
g. Purpose of evo-
lution: evolving a fully functional circuit; Initialisa-
tion: Random. Best chromosome - C
0
. Conclusion:
Decomposition by outputs: S
1
- easy evolved; S
2
.
2. S
1
: T
1
= (I(7; 128); O(3; 128)); Y = fy
7
; y
8
; y
9
g.
Purpose of evolution: reduce the number of active
gates in circuit; Initialisation - C
0
(fully functional cir-
cuit). Best chromosome - C
1
. Conclusion: a fully
functional circuit with reduced number of active gates
is evolved.
3. S
2
: T
2
= (I(7; 128); O(7; 128)); Y =
fy
0
; y
1
; y
2
; y
3
; y
4
; y
5
; y
6
g. Purpose of evolution:
evolving fully functional circuit; Initialisation:
Random. Best chromosome - C
2
. Conclusion:
Decomposition by outputs: S
3
- easy evolved; S
4
.
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4. S
3
: T
3
= (I(7; 128); O(3; 128)); Y = fy
0
; y
5
; y
6
g.
Purpose of evolution: reduce the number of active
gates in circuit; Initialisation - C
2
(fully functional cir-
cuit). Best chromosome - C
3
. Conclusion: a fully
functional circuit is evolved.
5. S
4
: T
4
= (I(7; 128); O(4; 128)); Y =
fy
1
; y
2
; y
3
; y
4
g. Purpose of evolution: evolving
a fully functional circuit; Initialisation: Random. Best
chromosome - C
4
. Conclusion: Decomposition by
outputs: S
5
- easy evolved; S
6
.
6. S
5
: T
5
= (I(7; 128); O(1; 128)); Y = fy
1
g; Purpose
of evolution: evolving a fully functional circuit; Initial-
isation: C
4
. Best chromosome - C
5
. Conclusion: A
fully functional circuit with reduced number of active
logic gates is evolved.
7. S
6
: T
6
= (I(7; 128); O(3; 128)); Y = fy
2
; y
3
; y
4
g.
Purpose of evolution: evolving a fully functional cir-
cuit; Initialisation: Random. Best chromosome - C
6
.
Conclusion: Decomposition by outputs: S
7
- easy
evolved; S
8
.
8. S
7
: T
7
= (I(7; 128); O(1; 128)); Y = fy
2
g; Purpose
of evolution: evolving a fully functional circuit; Initial-
isation: C
6
. Best chromosome - C
7
. Conclusion: A
fully functional circuit with reduced number of active
logic gates is evolved.
9. S
8
: T
8
= (I(7; 128); O(1; 128)); Y = fy
3
g; Purpose
of evolution: evolving a fully functional circuit; Initial-
isation: C
6
. Best chromosome - C
8
. Conclusion: A
fully functional circuit with reduced number of active
logic gates is evolved.
10. S
9
: T
9
= (I(7; 128); O(1; 128)); Y = fy
4
g; Purpose
of evolution: evolving a fully functional circuit; Initial-
isation: C
6
. Best chromosome - C
9
. Conclusion: A
fully functional circuit with reduced number of active
logic gates is evolved.
Once the EHW-oriented decomposition is complete, the
fully functional circuit can be generated as shown in Fig.
2. This can be done if the synthesis of the optimised circuit
is not required to be performed. Since, only output decom-
position is allowed in this example, each of the sub-circuits
is implemented independently and realizes the set of out-
puts from the complex system. Obviously, that this circuit
structure is not optimal, since the circuit optimisation has
not been performed.
So, the bidirectional incremental evolution schedule can
be defined as decision tree and can be summarised as shown
in Fig. 3. This sequence of tasks forces the evolution first
to develop its partitioning vectors and then to optimise the
x0 x1 x2 x3x4 x5 x6
 S1
Y7
Y9
25
45
46
Y8
21
8
 S3
Y0
Y6
Y5
10
11
12
13
15
17
19
21
22
31
7
 S5
Y1
7
8
9
10
11
13
16
18 21
z5xp1_d.pla:
Result of the EHW-oriented output  decomposition
(Evolution toward to system decomposition)
8
9
10
12
13
14
16
18
19
21 22
28 41
49
53
 S7
Y2
 S8
7
8
11
12
15 16
17
19
24
25
28
29
42 43
44
Y3
7
8
9
12
13
15
16
19
33
Y4
 S9
Figure 2. z5xp1 d.pla: Bidirectional incre-
mental evolution (Stage 1: Evolution toward
to a modularised system).
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Si(n, m, p)
γ(F1 )
S0(7, 10, 128)
γ(F1 )
S1(7, 3, 128)
γ(F2 )
S2(7, 7, 128)
γ(F1 )
S3(7, 3, 128)
γ(F1 ),γ(F2 )
S4(7, 4, 128)
γ(F1 )
S8(7, 1, 128)
γ(F1 ),γ(F2 )
S7(7, 1, 128)
γ(F1 ),γ(F2 )
S5(7, 1, 128)
γ(F1 ),γ(F2 )
Diagram of evolving logic
function of 7-inputs and 10
outputs (z5xp1_d.pla) using
BIE with EHW-oriented output
decomposition
S6(7, 3, 128)
γ(F1 )
Evolution toward a
modularised system
Evolution toward an
optimised system
S9(7, 1, 128)
γ(F1 ),γ(F2 )
Figure 3. z5xp1 d.pla: Diagram of performing
a bidirectional incremental evolution (Exper-
iment A). The i-th system S
i
is evaluated according to
the truth table of n inputs, m outputs and p input-output
combinations. This evaluation process can be defined as
S
0
(n;m; p). Dynamic fitness function [13] contains eval-
uation of: (1) circuit functionality, F
1
; (2) the number of
logic gates used in the circuit, F
2
. (F
j
) defines the evalu-
ation process performed using criteria F
j
.
Table 1. z5xp1 d.pla: Metrics of sub-systems
obtained during evolution. The systems are decom-
posed according to the metrics shown in bold. For example,
after analysis of the system S
2
, the easy evolved system S
3
is composed from the outputs y
0
, y
5
and y
6
. The remaining
outputs are evaluated in the following system S
4
.
S
j
f
o
y
j
y
0
y
1
y
2
y
3
y
4
y
5
y
6
S
2
99.22 89.06 88.28 70.31 59.37 84.37 93.75
S
4
92.18 85.19 83.59 87.5
S
6
88.28 95.31 90.62
structures of assembled sub-tasks. The mapping of the per-
formance of these tasks into the scale of evolution process
is shown in Fig. 4. Note that once stage 1 of the bidirec-
tional incremental evolution is completed, the fully func-
tional circuit can be assembled without optimisation pro-
cess. Fig. 4 depicts the performance of direct and bidi-
rectional incremental evolution. The comparison is made
for the evolution process when the circuit functionality has
been evolved. Therefore, the evolution of sub-system S
1
is
not taken into account, since it is fully functional after the
evolution of system S
0
. The fully functional circuit can be
generated after 75 000 generations. During these genera-
tions the problems with less complexity has been evolved.
The fully functional circuit implemented z5xp1 d.pla has
been evolved using direct evolution after 5 000 000 gen-
erations. The best functionality circuit evolved after 150
000 generations using direct evolution is 91.40625. That is
relatively low. Also, during first stage of bidirectional incre-
mental evolution the size of fully functional circuit evolved
has been reduced from 157 logic gates to 85 (see Table 3).
This shows that even during first stage of bidirectional in-
cremental evolution the size of circuit can be reduced if a
dynamic fitness function is used in the evaluation process.
Stage 2. Evolution toward to an optimised system The
main purpose of this evolution stage is to optimise the size
of the evolved circuit. During this stage of bidirectional in-
cremental evolution, the sub-circuit of larger complexity is
assembled from various sub-circuits of lower complexity,
and the truth table of this circuit is also assembled from the
two truth tables describing the behaviour of sub-systems.
Evolution is performed under the new chromosome geno-
type with new evaluation criteria.
For example, the sub-circuits C (T
2
) and C (T
3
) and eval-
uated by truth tables T
2
and T
3
are evolved separately. More
complex task can be define by the truth table T that is as-
sembled from the truth tables T
2
and T
3
: T 2 T
2
[ T
3
.
This task is described by chromosome C (T
2
; T
3
). The fully
functional circuit implemented the truth table T is generated
based on the sub-circuits C (T
2
) and C (T
3
). In this case, the
chromosome genotype C (T
2
; T
3
) is synthesized based on
chromosome genotypes C (T
2
) and C (T
3
).
The truth tables of these two sub-circuits are assembled
into a larger one. The generated new genotype creates the
initial population for the optimisation process. The evolu-
tion process is first undertaken on the new generated circuit.
Then a circuit of larger complexity is generated and evolu-
tion repeats again. The process will continue until the com-
plex circuit is assembled and optimised using evolutionary
process.
This process can also reduce the size of the evolved cir-
cuit drastically. For example, the size of circuit synthesised
after the first stage of bidirectional incremental evolution
has been reduced from 85 logic gates to 54.
Thus, the actual size of fully functional z5xp1 circuit has
been reduced from 157 logic gates to 54 (see Table 3). In
other words the optimisation process reduced the number of
logic gates by a factor of about 3.
5.2. Experiment B
In this experiment the complex system is divided into
sub-systems by means of output and Shannon’s decompo-
sitions. In order to compare the differences between the
evolution processes, the evolution of first system S
0
is per-
formed for both experiments.
The sub-system S
1
is generated according to the same
specification given in experiment A. Some of metrics f io
y
j
in
system S
0
are equal to 100.0.
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Table 2. Parameters of S
0
sub-system obtained during evolution of z5xp1 d.pla. The metrics specified
in Eq. 2 and Eq. 3 are calculated for sub-system S
0
. f
o
y
j
defines that the sub-function described by output y
j
is fully functional.
Metrics f io
y
j
j
x
i
=0
and f io
y
j
j
x
i
=1
correspond to the Shannon’s decomposition by variable x
i
. Hence, f io
y
j
j
x
i
=0
= f
io
y
j
j
x
i
=1
= 100 for
all variables x
i
. If fo
y
j
< 100 and f io
y
j
j
x
i
=0
= 100 then the sub-circuit described the sub-function with x
i
= 0 is fully functions.
The same implied for metric f io
y
j
j
x
i
=1
.
y
j
f
o
y
j
f
io
y
j
x
0
x
1
x
2
x
3
x
4
x
5
x
6
0 1 0 1 0 1 0 1 0 1 0 1 0 1
y
0
92.9689 100 86 100 86 99 88 86 100 94 93 94 93 94 93
y
1
89.0625 80 99 100 79 71 69 54 86 69 71 68 72 71 69
y
2
69.5312 61 79 71 69 54 86 69 71 68 72 71 69 69 71
y
3
82.8125 77 90 91 75 88 79 88 79 79 88 85 82 82 85
y
4
60.9375 60 63 60 63 66 57 63 60 63 60 60 63 66 57
y
5
81.25 82 82 82 82 82 82 75 88 88 75 88 75 75 88
y
6
62.5 63 63 63 63 63 63 63 63 75 50 75 50 50 75
y
7
100.0 100 100 100 100 100 100 100 100 100 100 100 100 100 100
y
8
100.0 100 100 100 100 100 100 100 100 100 100 100 100 100 100
y
9
100.0 100 100 100 100 100 100 100 100 100 100 100 100 100 100
10 000 20 000 30 000 40 000 50 000 60 000 70 000 80 000
60
70
80
90
100
S0 S2 S3 S4 S5 S6 S7 S8 S9
Generations
Ci
rcu
it  
 fu
nc
tio
na
lity
50
0
Performance of direct and mixed incremental evolution
Stage 1: Synthesis of the fully functional circuit
Incremental
Direct
Figure 4. z5xp1 d.pla: Performance of direct and bidirectional incremental evolution in the circuit
design problem.The maximum fitness per generation is plotted for each of the two approaches. The direct evolution (dotted line)
makes slight progress at the first and stalls after about 10 000 generations. The plot is an average of 100 simulations. Incremental
evolution, however, proceeds through several task transitions (seen as abrupt drop-offs in the plot), and eventually solves the goal-
task. The incremental plot is a result of one simulation.
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Table 3. z5xp1 d.pla: History of the incremen-
tal evolution with the EHW-oriented output
decomposition.
Sub-system ES performance
S
i
n m p Y N
gen
F
2
(N
f
) F
2
(N
opt
f
)
Direct evolution
S 7 10 128 Y 150 000 - -
F
bf
1
= 91:40625
Stage 1: Evolution toward to a modularised system
S
0
7 10 128 Y 5 000 - -
S
1
7 3 128 fy
7
; y
8
; y
9
g 5 000 20 9
S
2
7 7 128 Y 5 000 - -
S
3
7 3 128 fy
0
; y
5
; y
6
g 15 000 25 21
S
4
7 4 128 Y 5 000 - -
S
5
7 1 128 fy
1
g 15 000 23 17
S
6
7 3 128 Y 15 000 - -
S
7
7 1 128 fy
2
g 15 000 30 25
S
8
7 1 128 fy
3
g 15 000 26 24
S
9
7 1 128 fy
4
g 15 000 23 13
Total:
P
F
2
(N
opt
f
) 110 000 157 85
Stage 2: Evolution toward to an optimised system
Total:
P
F
2
(N
opt
f
) 200 000 85 54
For example, f io
y
0
j
x
1
=0
= f
io
y
1
j
x
1
=0
= 100:0m i.e.
the circuit implements completely the truth table generated
from the outputs y
0
and y
1
and with condition that x
1
= 0.
This truth table contains 6 inputs, 2 outputs and 64 input
combinations. Therefore, if the Shannon’s decomposition
is allowed to be performed, the next fully functional sub-
circuit contains the structure defined by this truth table. The
truth table generated with condition that x
1
= 1 has the
same parameters. Obviously, it is easier to evolve a circuit
with fewer input combinations.
Note, that this is not the only possible set of sub-circuits
that can be generated by analysing the metric data of S
0
.
One can decompose the system in terms of variable x
0
,
since f io
y
0
j
x
0
=0
= 100:0 or in terms of variable x
3
, since
f
io
y
0
j
x
3
=1
= 100:0. We choose the partitioning vector men-
tioned above because in this case we divide sub-system not
only in terms of variable x
1
, but also the two outputs y
0
and
y
1
can be involved in this partitioning process.
Fig. 5 shows bidirectional incremental evolution allow-
ing both output and Shannon’s decompositions. This dia-
gram is different from one illustrated in Fig. 3. 13 sub-
systems had to be generated in order to perform the first
stage of bidirectional incremental evolution. The gener-
ated tasks are easier then one discussed in Experiment A,
since they evolve functions with fewer number of inputs and
therefore a smaller number of input/output combinations.
Another difference is that this process can be performed in
Evolution towards an
optimised system
Diagram of evolving logic
function of 7-inputs and 10
outputs (z5xp1_d.pla) using
incremental evolution with
EHW-oriented output and input
decompositions
S3(7, 2, 64)
γ(F1 ),γ(F2 )
Evolution towards a
modularised system
S6(7, 1, 64)
γ(F2 )
S7(7, 1, 64)
γ(F1 ),γ(F2 )
S5(7, 1, 128)
γ(F2 )
S8(7, 3, 128)
γ(F1 )
S11(7, 1, 64)
γ(F2 )
S10(7, 2, 64)
γ(F1 ),γ(F2 )
S9(7, 2, 64)
γ(F2 )
S12(7, 1, 64)
γ(F1 ),γ(F2 )
S4(7, 5, 128)
γ(F1 )
S0(7, 10, 128)
γ(F1 )
Si(n, m, p)
γ(F1 )
S1(7, 3, 128)
γ(F2 )
S2(7, 2, 64)
γ(F2 )
Figure 5. z5xp1 d.pla: Diagram of bidirec-
tional incremental evolution (Experiment B).
parallel since 3 or more sub-systems can be evolved at the
same time. Therefore, the evolution with output and Shan-
non’s decompositions can be implemented using a parallel
system, which will decrease the computation time drasti-
cally.
During first stage of our method the size of circuit has
been reduced from 245 logic gates to 139. This is still very
large circuit in comparison with the one generated in exper-
iment A (85 logic gates). 100 000 generations are required
to complete the first stage.
The circuit optimisation has been carried out during
100 000 generations. A circuit of 60 logic gates has been
synthesised. This circuits larger then one evolved in exper-
iment A by 4 logic gates.
6. Conclusion
This paper shows that even when a task is too difficult
to evolve directly, evolution can be applied incrementally
in two directions to achieve the desired complex behaviour.
In this approach, evolution is performed in two directions:
from complex system to sub-systems and from sub-systems
to complex system. The experimental results show that bidi-
rectional incremental evolution performs significantly bet-
ter then direct evolution. Also, it has been demonstrated
how the evolution process can be different when the various
types of decomposition are allowed. The approach should
be applicable to many real EHW applications, where often
a natural hierarchy of behaviours from simple to complex
exists.
The experiments on evolving digital logic function con-
stitute a starting point for research on methods that evolve
complex general behavior in two directions and on meth-
ods that investigate the functional interconnectivity inside
given complex problem. There are many tasks that have to
be solved in this direction.
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